 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| PMC-Sierra,Inc. PM7364 FREEDM-32 * Supports a mix of channelized and unchannelized links. * The maximum aggregate clock rate is 64 MHz. When the device is interfaced to two T3 or HSSI links, the maximum aggregate clock rate is 104 MHz. * For channelized operation, the channel assignment supports up to 24 timeslots for a T1 link and 31 timeslots for an E1 link. Timeslots assigned to a common HDLC channel can be noncontiguous. * Performs flag delineation, bit destuffing, CRC verification using either CRC-32 or CRC-CCITT algorithm, and length checking on receive HDLC channels. * Performs flag insertion, bit stuffing, and FCS calculation using either CRC-32 or CRC-CCITT algorithm and length checking on transmit HDLC channels. * On the system side, provides a 33 MHz, 32-bit PCI 2.1-compliant bus interface. * Implements efficient transmit and receive DMA controllers to support burst data transfers between partial packet FIFO and packet memory. * Supports scatter-gather capabilities whereby a packet can span multiple buffers. * Supports line-side loopback on a perlink basis and system-side loopback on a per-HDLC channel basis. * Pin-compatible and softwarecompatible with the PM7366 FREEDM-8TM. * Provides a standard 5-signal P1149.1 JTAG test port for boundary scan test board purposes. * Implemented in low power 3.3 V CMOS technology with 5 V-tolerant inputs. * Packaged in a 256-pin Ball Grid Array (BGA) package. Frame Engine and Datalink Manager FEATURES * High density HDLC controller ideal for Internet access, Frame Relay, and DSLAM equipment supporting rates ranging from 56 Kbit/s to 52 Mbit/s. * Supports 32 full-duplex and independently-timed links. * Supports 128 full-duplex HDLC or transparent channels. * Supports a TimePipeTM architecture that enables any physical link to be flexibly mapped to one or more HDLC channels. * Provides 8 KB partial packet FIFO in each transmit and receive direction to compensate for PCI bus latency during data transfers. The 8 KB partial packet FIFO is arranged as 512 blocks of 16byte buffers. * The TimePipe architecture supports programmable assignment of partial packet buffers to HDLC channels. * Two physical links can support up to 52 Mbit/s; the remaining six physical links can individually support up to 10 Mbit/s. APPLICATIONS * Ideal for applications requiring HDLC, PPP, and transparent protocol processing for physical links, such as T1, E1, T3, E3, xDSL, and HSSI * Frame-based Interfaces for Internet Access and DSLAM equipment * FUNI or Frame Relay service interworking interfaces for ATM switches and multiplexers BLOCK DIAGRAM RBCLK RBD AD[31:0] C/BEB[3:0] PAR FRAMEB RD[31:0] RCAS Receive Channel Assigner RHDL Receive HDLC Processor/ Partial Packet Buffer PMON Performance Monitor TD[31:0] THDL Transmit HDLC Processor/ Partial Packet Buffer TimePipeTMArchitecture JTAG Port RMAC Receive DMA Controller GPIC PCI Controller TMAC Transmit DMA Controller TRDYB IRDYB STOPB DEVSELB IDSEL LOCKB REQB GNTB PERRB SERRB PCIINTB PCICLK PCICLKO SYSCLK RCLK[31:0] TCLK[31:0] TCAS Transmit Channel Assigner TBCLK TRSTB TDI TDO TBD TMB TCK PMCTEST (c)A1998 PMC-Sierra, Inc. October, 1998 PMC-960952 (R4) PM7364 FREEDM-32 Frame Engine and Datalink Manager TYPICAL APPLICATIONS HIGH DENSITY CHANNELIZED AND UNCHANNELIZED T1/E1 INTERFACES 4 PM4314 QUAD T1/E1 LIU 4'6; PM4388 72&7/ 4 PM4314 QUAD T1/E1 LIU 4'6; Octal T1 Framer Processor PM7364 )5(('0 TM 4 PM4314 QUAD T1/E1 LIU 4'6; Frame Engine and Datalink Manager PM6388 (2&7/ Packet Memory 4 PM4314 QUAD T1/E1 LIU 4'6; Octal E1 Framer PCI Bus CHANNELIZED DS3 INTERFACE PM4388 Octal T1 Framer Processor 72&7/ PM4388 DS3 LIU PM8313 M13 Mux/Demux Octal T1 Framer 72&7/ '0; PM7364 )5(('0 TM PM4388 Octal T1 Framer 72&7/ Frame Engine and Datalink Manager Packet Memory PM4388 Octal T1 Framer 72&7/ PCI Bus Head Office: PMC-Sierra, Inc. #105 - 8555 Baxter Place Burnaby, B.C. V5A 4V7 Canada Tel: 604.415.6000 Fax: 604.415.6200 To order documentation, send email to: document@pmc-sierra.com or contact the head office, Attn: Document Coordinator All product documentation is available on our web site at: http://www.pmc-sierra.com For corporate information, send email to: info@pmc-sierra.com PMC-960952 (R4) (c) 1998 PMC-Sierra, Inc. October, 1998 FREEDM-8, FREEDM-32, and TimePipe are trademarks of PMC-Sierra, Inc. |
Price & Availability of PM7364
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |